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Introduction
Developmental silicon carbide (SiC) devices measured from Cree, Inc., were a Schottky diode rated 75 A and 1200 V sent on 6 December 2005 and two metal oxide semiconductor (MOS) transistors #32 and #33 rated 5 A and 1200 V received in 2005. Their incremental capacitance C was measured by a quickly rising negative pulse as a function of voltage to 600 V at room temperature. This reverse biased the diode and put a negative pulse to the MOS source with the drain grounded. C was also measured on a gain-phase analyzer as a function of frequency and bias voltage to 40 V. For MOS that has Miller multiplication, adequate speed needs small C drain-source and for diode a small C reverse . These would help applications such as a threephase inverting motor drive.
Measurement Apparatus
The pulse generator used was Industrial Research, Co., (IRCO, now HV Pulse Technologies, Inc.) model MK25; for fast rise time, it had its proper output cable and a vacuum tube. Its external system ground was connected to a wall outlet's ground. The pulse generator produced only negative output pulses selectable from slightly larger than -1500 V; we used as large -3300 V. A measurement sweep used one manually triggered pulse. Pulse width was selectable from 3 μs to 1000 μs; we chose 740 μs to be long enough for diode V reverse or V ds and V series to stabilize. The pulse generator's load was greater than 10 kΩ to give droop specified <8%/100 μs and observed as an acceptable 2.7%/100 μs. The devices were not encapsulated, so the pulse across the device was limited to -600 V.
Resistors for the voltage divider were chosen as 6.8 kΩ or less to have a sufficiently constant resistance, with reactance an acceptably small fraction of impedance, to above 10 MHz as seen on an HP4194A gain-phase analyzer. The planar (low inductance) resistors series FPA100 from Arco were rated 1 kV and had thermal mass from a metal base 3.7 cm by 2.5 cm by 0.2 cm thick to withstand the pulse energy. Resistors other than R gs were FPA100 and did not feel warm. Both these planar resistors and carbon composite resistor of 2-W above 10 kΩ measured mostly resistive to a frequency increasing at least six times as resistance decreased ten times; for example, a carbon composite 10 kΩ of 2-W at 23 MHz had impedance magnitude 8.22 kΩ with a phase far too large at 45 degrees. Two 5-kΩ ordinary carbon resistors of 1-W in series could withstand the pulse generator's voltage and went from where the pulse generator was being resistively divided to the divided voltage point. That point went to the pulsed end of the capacitance and through an FPA100 with selected resistance to ground. That resistance value determined the pulse amplitude; a 98-Ω resistor and -1600 V from the pulse generator provided a -16-V pulse. A 663-Ω resistor gave -100 V, a 991-Ω resistor at various pulse generator voltages gave -200 V and -300 V, and a 3186-Ω resistor at various pulse generator voltages gave -400 V, -500 V, and -600 V. The divided voltage's rise time was negligible ~250 ns. The oscilloscope measurement was a single sweep triggered by this rise. Our fall time was slower and not used for measurement.
The other end of the capacitance (opposite the divided voltage point) went through a 26.6-kΩ series resistance to the pulse generator ground. For adequate frequency, this resistance was four 6.7 kΩ FPA100 in series connected by copper strip 0.9 cm wide by 0.08 cm thick. The series resistance was much larger than the resistance from the divided voltage point to ground so the divided voltage was not loaded. The series resistance also limited device current by slowing from less than 1 μs to at least tens of microsecond the capacitance charging, and to a lesser extent, the discharging, which were measured. Some MOS in general have C small, so resistors as great as 100 kΩ should be considered for adequate RC time constant.
In the schematic in figure 1, a Tektronix TCP312 sliding clamp current probe measured capacitance current accurately from DC to 100 MHz with negligible insertion impedance <0.7 Ω. Another measurement of current was the differential voltage across our series resistors; since they were not a perfectly constant resistance with frequency, this seems less accurate for the zeroing used. We did not use doughnut-shaped current monitors Pearson models 4100 and smaller 2877. Each one could measure the current from a sine signal generator into a 50-Ω resistor as specified over its adequate frequency range but in the circuit were inaccurate; the 2877 gave 1/5 of a nearby probe's correct measurement and sometimes much noise. A Rogowski current probe rated 30 A and 6 MHz was for our small currents far too noisy and slow.
Differential voltage probes were Yokogawa model 700924 rated to 100 MHz; impedance 4 MΩ in parallel with 10 pF was neglected. Input divided by 100 was rated ±140 V or pulse ±350 V and was used when possible for better signal-to-noise ratio than input divided by 1000. These attenuations were entered into the oscilloscope scales. They should have been on internal battery power and not from a DC adapter from a wall outlet for less possible offset during the measurements. An OA250 probe was too slow.
The pulse generator manually gave a single pulse, and its synchronous out TTL signal triggered the TDS5104 oscilloscope through its external. The apparatus was proven with a 1-nF mica and a 0.1-nF disc capacitor and a commercial Si MOS IRFPS40N60 rated 40 A. Si MOS V gs across its R gs was initially measured, and representative maximum V gs of 2.8 V was less than the V threshold of 3 V to 5 V. For R gs = 10 kΩ, integration over time of V gs /R gs calculated 1.5 nC of gate charge; this was negligibly smaller than Q ds , and R gs around 1 kΩ gave similar V gs and did not change other curves. Thus, we used 10 kΩ which kept V gs adequately small with decay several times longer than that of current and V ds . For an SiC MOS, we should have for curiosity measured V gs .
The oscilloscope with eight vertical divisions on the screen digitized from -5.12 to 5.12 vertical divisions into 256 levels, which gave artificial steps. The pulse generator brief initial spike gave initial current peaks needing 4-to 10-ns/point measurement and typically 25,000 data points. The oscilloscope's high resolution mode could have been conveniently added for another measurement sweep at each voltage. At a slow enough sweep, this mode resolves more levels for at least 110 MHz bandwidth, which supports the bandwidth of the probes, so it would reduce some random noise and the vertical digitization step size. We did not use the averaging mode at each point over at least several sweeps to reduce random noise; it was not immediately compatible with our triggering from the pulse generator pulse.
From the oscilloscope's data digitized for the TCP312 current, for V ds , and for V series , a moving average of 401 points in time was calculated on a desk computer. The moving averages reduced random noise and the digitization steps; each of these three was zeroed by our only realistic way, subtraction of the average for the untriggered first 1000 points. This gave computational compatibility. At a point we took dV ds /dt as 1/400 times the change of the averaged V ds value from the point 200 points before to the value for 200 points later. When V ds flattened later into the pulse, the dV ds /dt, the current, and particularly the V series /26600 became too small and erratic to calculate C and were not used. Total capacitance was also calculated.
We did not assume that the total capacitance was constant from 0 V to the pulse voltage. The voltage exponential rise time constant measured with cursors from 0% to 63% of maximum could thus be divided by R series for the total capacitance.
Diode Measurements
The Schottky diode chip rated 75 A and 1200 V was bonded in a package 2.5 cm square. An HP4194A measured the data in table 1. The decrease of C with reverse bias resembled (V reverse + V built-in ) -1/2 for large reverse bias as the depletion layer widened (the two conductive layers of the capacitor became farther apart). The increase of C while frequency increased toward the resonance frequency was approximately as expected. The resonance frequency increased much more slowly with V reverse than (V reverse + V built-in ) 1/2 . This is also true of later MOS measurements.
Pulsed C results listed total capacitance in the graph title; for the diode are the next seven graphs (see figure 2 ). This first graph was noisy. C decreased with increased reverse bias. C increased with frequency as it approached resonance and was not just a capacitance. 
MOS Transistor Measurements
The Si MOS data sheet for V gs = 0 at 1 MHz specifies typical C oss = C ds + C gd and the much smaller C rss = C gd as a function of voltage; the difference C ds is large enough to reduce performance, with voltage gain multiplication and the Miller effect for MOS. For comparison to SiC is the data in table 2. The SiC MOS drain was at ground and the source received the negative voltage pulse. Others usually measure with a positive pulse source to the drain, with the gate not having to follow any change in the grounded source voltage. A 10-kΩ resistor between gate and source had for the Si MOS a peak voltage across it of only half the 3 V to 5 V V threshold and only developed V gs /R gs current for a charge much less than the drain-source charge. The MOS were functioning devices for V ds = 0.3 V; MOS #32 at V gs = 7 V had I D = 20 mA and at V gs = 6 V I D = 6 mA; MOS #33 had 16.4 mA and 5.1 mA. The HP4194A measured the data in table 3. The device total impedance well below 1 MHz and for little reverse bias was mostly series resistance and increased at lower frequency, which had a slowing of the rise in V ds (see figure 3 ). In this last graph for MOS #32 to 600 V, for example, the incremental C was lower until 160 V, then increased to around 250 V, then more gradually decreased. The graph was calculated from the oscilloscope data in figure 4.
Note: channel 1 capacitive current TCP312; channel 2 V ds ; channel 3 pulse generator output; channel 4 V series26600 ohms . Channel 2's slope dV ds /dt was correspondingly and definitely reduced above 100 V; with increasing V ds , the slope decreased to a slightly smaller constant value but was definitely nonexponential, then stabilized at 600 V. The V ds rise time from 10% to 90% was 25.4 μs; if we divide by 2.2 for the exponential time constant, this implies that the C was for frequencies on the order of 1/(10.5 μs x 6.28) = 15 kHz. The rapid rise from 10 V to 160 V took 2.8 μs; divided by 2.2 this implied the order of 125 kHz. Figure 5 is versus time, not voltage. C, labeled series1, first decreased with rapidly higher V ds (labeled series2) to 160 V, then increased while dV ds /dt (thus the frequency) becomes sharply lower after a few microseconds to near 250 V, then gradually decreased with this slowly higher V ds ; finally both stabilized.
Results for MOS #33 were close to those of #32. The HP4194A measured the data in table 4.
In the last graph of MOS #33 to 596 V (see figure 6 ), artificially subtracting 0.5 mA from the realistically zeroed V series /26.6 kΩ mostly fitted its C results series 3 to those of the TCP312 current probe.
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Discussion
Overall, the pulse measurement's total capacitance and incremental C ds as a function of voltage are far from being at one constant effective frequency or constant dV/dt (see table 5), so these results are less comparable than is 1 MHz with measurements by others. Pulse testing should be more comparable for hard-switched applications. For SiC MOS rated 5 A, the pulse-measured C ds in tables 6 and 7 is seven to eleven times that of the commercial Si MOS rated 40 A. In tables 3 and 4 at 1 MHz the SiC MOS C ds at 1 V is 1.7 times and at 20 V is five times that of the commercial Si MOS. These are not production MOS or as developed and engineered as the larger Si MOS. A gain-phase analyzer also measured C as a function of frequency and bias to 40 V. The decrease of C with diode large reverse bias resembled (V reverse + V built-in ) -1/2 as the depletion layer widened. The increase of C for frequency increasing toward the resonance frequency was approximately as expected. The resonance frequency increased much more slowly with V reverse than (V reverse + V built-in ) 1/2 .
Conclusions
Incremental capacitance C was measured for one SiC Schottky diode by a reverse bias voltage pulse and for two SiC MOS by a negative pulse to the source as a function of voltage to 600 V with the drain grounded; the total capacitance of each was also calculated. For MOS, the increase in C for a slowing of dV ds /dt (a lower frequency) was offset by the decrease in C for larger V ds . Compared to an Si MOS with eight times the current rating, the SiC MOS had a much larger C which should be re-engineered to be smaller for applications.
A gain-phase analyzer measured C as a function of frequency and bias to 40 V. The decrease of C resembled (V reverse + V built-in ) -1/2 as the depletion layer widened.
